

AY-3-8910 AY-3-8912 AY-3-8913

Programmable Sound Generator

FEATURES

- Full Software Control of Sound Genaration
- Interfaces to Most 8-Bit and 18-Bit Microprocessors
- Three Independently Programmed Analog Outputs
 Two 8-Bit General Purpose I/O Ports (AY-3-8910)
- One 8-Bit General Purpose I/O Port (AY-3-8912)
- Single +5 Volt Supply

DESCRIPTION

This AY-3-8910/8912/8913 Programmable Sound Generator (PSG) is a LSI Circuit which can produce a wide variety of complex sounds under software control. The AY-3-8910/8912/8913 is manufactured in the Genaral Instrument N-Channel Ion Implant Process Operation requires a single +5V power supply, a TTL compatible clock, and a microprocessor controller such as the General Instrument 16-bit CP1610 or one of the PtC1650 series of 8-bit micropromputers

The PSG is easily interfaced to any bus oriented system. Its liexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone-signalling and FSK modems. The analog sound outputs can each provide 4 bits of togarithmic digital to analog conversion, greatly enhancing the dynamic range of the sounds produced

In order to perform sound effects white allowing the processor to continue its other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one. effect is satisfied by the three independently controllable channels available in the PSG.

Alt of the circuit control signals are digital in nature and intended to be provided directly by a microprocessor/microcomputer. This means that one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub-audible all its lowest frequency to post-audible at its highest frequency, there are few sounds which are beyond reproduction with only the simplest electrical connections.

Since most applications of a microprocessor PSG system would also require interfacing between the outside world and the microprocessor. This facility has been designed into the PSG. The AY-3-8910 has two general purpose 8-bit I/O ports and is supplied in a 40 lead package the AY-3-8912 has one port and 28 leads. The AY-3-8913 has no ports and 24 leads.

PIN FUNCTIONS

DA7--DA0 (input/oulput/high impedance) pins 30--37 (AY-3-8910)
Pata/Addrass 7--0: pins 21--28 (AY-3-8912) pins 4--11 (AY-3-8913)

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG. In the data mode. DA7:-DA0 correspond to Register Array bits B7:-B0. In the address mode. DA3:-DA0 select the register number (0--17₈) and a DA7:-DA4 in conjunction with address inputs A9 and A8 for the high order address (chip select).

A8 (input) pin 25 (AY-3-8910) pin 17 (AY-3-8912) pin 23 (AY-3-8913) Ā9 (input) pin 24 (AY-3-8910) pin 22 (AY-3-8913) (not provided on AY-3-8912)

Address 9. Address 8

These "extra" address bits are made available to enable the position-These "extra" address bits are made available to enable the positioning of the PSG (assigning a 16 word memory space) in a total 1.024 word memory area as defined by address bits DA7--DA0 alone if the memory size does not require the use of these extra address lines they may be left unconnected as each is provided with either an on-chip pull down (Â9) or pull-up (A8) resistor. In "noisy" environments, however, it is recommended that Â9 and A8 be tied to an externat ground and +5V, respectively, if they are not to be used. are not to be used

PIN CONFIGURATIONS 40 LEAD DUAL IN LINE AY-3-8910 40 D Vcc (+5V) 40 D Vcc (+5V) 39 D TEST 1 30 D ANALOG CHANNEL C 37 D OA0 36 D OA1 35 D DA2 34 D OA3 33 D OA4 32 D OA5 31 0A6 30 0A7 29 BC1 28 BC2 27 BOIR 10A7 | 14 10A6 | 15 10A5 | 16 10A4 | 17 10A3 | 18 10A2 | 19 27 D BOIR 26 D TEST 2 25 D AB 24 D AB 23 D RESET 22 D CLOCK 21 D TOAO 28 LEAD DUAL IN LINE AY-3-8912 ANALOG CHANNEL C C 1 TEST 1 C 3 Vcc (+5V) C 3 ANALOG CHANNEL B C 4 ANALOG CHANNEL A C 5 28 27 26 25 24 23 22 21 20 19 18 17 16 15 15 DAI OA2 OA3 0A4 0A5 Vas (GNO) IOA7 OA6 10A7 G7 10A6 G8 10A5 G9 10A4 G10 10A3 G11 10A2 G12 10A1 G13 10A0 G14 OA7 BC1 BC2 BDIR A8 RESET CLOCK 24 LEAD DUAL IN LINE 24 CHIP SELECT 23 A8 22 A5 21 AESET 20 D CLOCK 19 D Va. (GND) 16 D ANALOG C 17 D ANALOG A 18 D NO CONNECT 15 D ANALOG B 14 D TEST IN 13 D Vcc

For initialization power-on purposes, applying a logic "0" (ground) to the Reset pin will reset all registers to "0". The Reset pin is provided to the Reset pin will reset all registers to '0 with an on-chip pull-up resistor

CLOCK (Input) pin 22 (AY-3-8910) pin 20 (AY-3-8913) pin 15 (AY-3-8912)

This TTL-compatible input supplies the timing reference for the Tone. Noise and Envelope Generators

BDIR. BC2, BC1 (inpuls) pins 27 28 29 (AY-3-8910) pins 18 19 20 (AY-3 8912) pins 2, 3 (No BC2 on AY-3-8913 Bills DiRection, Bus Control 2,1

These his control signals are generated directly by the CP1610 series of microprocessors to control all external and internal bus operations in the PSG. When using a processor other than the CP1610, these signals can be provided either by comparable bus signals or by simulating the signals on I/O lines of the processor. The PSG decodes these signals as illustrated in the following.

80iR	8C2	ą G	CP1610 FUNCTION	PSG FUNCTION
0	9	0	NACT	INACTIVE See 010 (IAB)
0	0	1	ADAR	LATCH ADORESS See 111 (INTAK)
Ð	1	0	IAB	INACTIVE The PSG/CPU busis inactive OA7DA0 are in a high impedance state
G	1	1	DIB	READ FROM PSG. This aignal causes the contants of the registal which is currently addressed to appear on the PSG/CPU bus. DA7DA0 are in the output mode.
1	0	0	BAR	LATCH ADDRESS See 111 JINTAK)
1	0	1	ow	INACTIVE See 010 (IAB)
ı	1	0	DWS	WRITE TO PSG. This signal indicates that the bus contains register data which should be latched into the currently addressed register. DA7OA0 are in the input mode.
1	1	1	INTAK	LATCH AODRESS. This signal indicates that the bus contains a register address which should be talched in the PSG_DA7OA0 are in the input mode.

in the PSG_DAT--DAQ are in the input mode. While intertacing to a processor other than the CP1610 would simply require simulating the above decoding, the redundancies in the PSG functions vs_bins control signals can be used to advantage in that only four of the eight possible decoded bus functions are required by the PSG_This could simplify the programming of the bus control signals to the following, which would only require that the processor generate two bits control signals (BDIR and BC1, with BC2 tied to 15V). This is the case with the AY-3-8913 with BC2 putted high internality.

8013	B C3	B C	PSG FUNCTION			()	PSG BIDIP]
U	1	U	INACTIVE	_	FROM	,	BC2	ł
()	1	1	HEAD FROM PSG	_	PROCESSOR '	· · —	1017	ı
•	1	1)	WRITE TO PSG			`	ac,	
1	•	1	LATCH ADDRESS			•/	1	ı

ANALOG CHANNEL A, B, C (outputs) pins 4, 3, 38 (AY-3-8910) pins 5 4 1 (AY-3-8912) pins 17, 15, 18 (AY-3-8913)

Each of these signals is the output of its corresponding D/A Converter and provides an up to 1V pesk-peak signal representing the complex sound waveshape generated by the PSG

IOA7--IOA0 (input/output) pins 14--21 (AY-3-8910) pins 7 14 (AY-3-8912) (not provided on AY (not provided on AY-3-8913)

IOB7 - IOB0 (input/output) pins 6 - 13 (AY-3-8910) (not provided on AY-3-8912) (not provided on AY-3-8913)

Input/Output A7--A0, B7--B0

Input/Output A7--A0, B7--B0
Each of these two parallel input/output ports provides 8 bits of parallel data to/from the PSG/CPU bus from/to any external devices connected to the IOA or IOB pins. Each pin is provided with an on-chip putting resistor, so that when in the "input" mode, all pins will read normally high. Therefore, the recommended method for scenning external switches would be to ground the input bit. TEST 1: pin 39 (AY-3-8910). pin 14 (AY-3-8913). pin 2 (AY-3-8912). TEST 2: pin 26 (AY-3-8910). pin 12 (AY-3-8913). pin 2 (AY-3-8912). Test 2: pin 26 (AY-3-8910). pin 12 (AY-3-8913). pin 3 (AY-3-8912). These pins are for General Instrument test purposes only and should be left open—do not use as tie-points. PSG. Voc. pin 40 (AY-3-8910). pin 13 (AY-3-8913). pin 3 (AY-3-8912). Nominal 1-5Volt power supply to the PSG. Nominal 1-5Volt power supply to the PSG. PSG. CHIP SELECT (Input) Pin 24 (AY-3-8913). pin 6 (AY-3-8912). Gio-and reference for the PSG. CHIP SELECT (Input) Pin 24 (AY-3-8913) only. This input signal goes low to enable the PSG to read data on the data bus or one of the internal registers. For these above operations to occur, this signal must be true in addition to

these above operations to occur, this signal must be true in addition to the circ ent bits address being a valid PSG address. This signal must be ratio for all read and write operations. The pin has an internal pull

AY-3-8910 - AY-3-8912 AY-3-8913

INSTRUMENT

ARCHITECTURE

The AY-3-8910/8912/8913 is a register oriented Programmable Sound Generator (PSG). Communication between the processor and the PSG is based on the concept of memory-mapped I/O. Control commands are issued to tha PSG by writing to 16 memory-mapped registers. Each of the 16 registers within the PSG is also residable so that the microprocessor can determine, as necessary, present states or stored data values.

All functions of the PSG are controlled through the 16 registers which once programmed, generate and sustain the sounds, thus freeing the system processor for other tasks

REGISTER ARRAY

The principal element of the PSG is the array of 16 read/write control registers. These 16 registers look to the CPU as a block of memory and as such occupy a 16 word block out of 1,024 possible addresses. The 10 address bits (8 bits on the common data/address bits and 2 separate address bits A8 and A3) are decoded as follows.

* Ā9	AB	DA7	DAB	OA5	DA4	OA3	OAZ	OAI	OAO	• Ā9 is
0	-	0	0	0	0	0	0	0	0	not provided on the AY-3-8912
				TH	RŲ					On the X1-3-0012
0	1	0	0	0	٥	1	'	1	1	
_	,	HII ORI Chip	DER)		_ (OW DER ler No		

The four low ordar address bits select one of the 16 registers (R0-R17a). The six high order eddress bits function as "chip selects" to controt the tri-state bidirectional bulters (when the high order address bits are "incorrect", the bidirectional bufters ere torced to a high impedance stete). High order eddress bits A9, A8 are fixed in the PSG design to recognize e 01 code, high order address bits DA7-DA4 may be mask-programmed to any 4-bit code by especial order tactory mesk modification. Unless otherwise specified, eddress bits DA7-DA4 are programmed to recognize only a 0000 code. A valid high order address latiches the recisier address that low order 4 bits. high order address latches the register address (the low order 4 bits) in the Register Address Letch/Decoder block. A letched address will remain valid until the receipt of a new address, enabling multiple reads and writes of the same register contents without the need to reduce the address of the same register. redundant re-eddrassing

Conditioning of the Registar Address Latch/Decoder and the Bidirectional Butters to recognize the bus function required (inactive, letch eddress, write data, or reed dete) is accomplished by the Bus Control Decode block.

SOUND GENERATING BLOCKS

The basic blocks in the PSG which produce the progremmed sounds include

Tone Ganerators

produce the basic square weve lone frequencies for each channel (A.B.C)

Noise Generator

produces a frequency modulated pseudo rendom pulse width squere wave output

Mixers

combine the outputs of the Tone Generators end the Noise Generator. One to reech chan-

nel (A.B.C)

Amplituda Control

net (A.B.C) provides the D/A Converters with either e lixed or variable amphitude pattern. The fixed amphitude is under direct CPU control; the variable amplitude is eccomplished by using the output of the Envetope Generator.

Envelope Generator

produces an envelope pattern which cen be used to amplitude modulete the output of eech Mixer


D/A Converters

the three D/A Converters each produce up to a 18 level output signal as determined by the

Amplitude Control

I/O PORTS

Two additional blocks are shown in the PSG Block Diagram which have nothing directly to do with the production of sound—these are have nothing directly to do with the production of sound—these are the two I/O Ports (A and B). Since virtually all uses of microprocesine two I/O Ports (A and B). Since virtually all uses of microprocessor-based sound would require interfacing between the outside world and the processor. This facility has been included in the PSG Data to/from the CPU bus may be read/written to either of two 8-bit I/O Ports without affecting eny other function of the PSG. The I/O Poils are TTL-compatible and are provided with internal pull-ups on each pin Both Ports are available on the AY-3-8910, only I/O Port A is available on the AY-3-8912.



OPERATION


Since all functions of the PSG are controlled by the processor via a series of register loads, a detailed description of the PSG operation can best be accomprished by relating each PSG function to the control of its corresponding register. The function of creating or programming a specific sound or sound effect logically follows the control sequence listed.

Operation	Registers	Function
Tone Generator Control	RO R5	Program tone periods
Noise Generator Control	R6	Program noise period
Mixer Control	R7	Enable tona and/or noise
		on selected channels
Amplitude Control	R10R12	Select "fixed or envelope- variable amphitudes
Envelope Generator	R13 R15	Program envelope period
Control		and select envelope pattern

Tone Generator Control


(Registers R0, R1, R2, R3, R4, R5)

The frequency of each square wave generated by the three Tone Generators (one each for Channels A. B. and C) is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 12-bit Tone Period value. Each 12-bit value is obtained in the PSG by combining the contents of the relative Coarse and Fine Tune registers, as illustrated in the following.



Noise Generator Control (Register R6)

The frequency of the noise source is obtained in the PSG by first counting down the input clock by 16, then by further counting down the resulf by the programmed 5-bit Noise Period value. This 5-bit value consists of the lower 5 bits (B4--B0) of register R6, as illustrated in the following.



Mixer Control-I/O Enable


(Register R7)

Register R7 is a multi-function Enable register which controls the three Noise/Tone Mixers and the two general purpose I/O Ports

The Mixers as previously described combine the noise and tone trequencies for each of the three channels. The determination of combining neither/either/both noise and tone frequencies on each channel is made by the state of bits B5--B0 of R7.

The direction (input or output) of the two general purpose I/O Ports (IOA and IOB) is determined by the state of bits B7 and B6 of R7.

These functions are illustrated in the following




AY-3-8910 = AY-3-8912 AY-3-8913

INSTRUMENT

Amplitude Control (Registers R10, R11, R12)

The amplitudes of the signels generated by each of the three D/A Converters (one each for Channels A, B, and C) is determined by the contents of the lower 5 bits (84--80) of registers R10, R11, and R12 as illustrated in the following




Envelope Generator Control (Registers R13, R14, R15)

To accomplish the generation of fairly complex envelope patterns, two independent methods of control are provided in the PSG, first, it is possible to vary the frequency of the envelope using registers R13 and R14, and second, the relative shape and cycle pattern of the envelope can be varied using register R15. The following paragraphs explain the details of the envelope control functions, describing first the envelope period control and then the envelope shape/cycle control.

ENVELOPE PERIOD CONTROL (Registers R13, R14)


The frequency of the envelope is obtained in the PSG by first counting down the input clock by 256, then by further counting down the result by the programmed 16-bit Envelope Period value. This 16-bit value is obtained in the PSG by combining the contents of the Envelope Coarse and Fine Tune registers, as iffustrated in the following.





ENVELOPE SHAPE/CYCLE CONTROL (Register R15)

The Envelope Generator further counts down the envelope frequency by 16, producing a 16-state per cycle envelope pattern as defined by its 4-bit counter output, E3 E2 E1 E0. The particular shape and cycle pattern of any desired envelope is accomplished by controlling the count pattern (count up/count down) of the 4-bit counter and by defining a single-cycle or repeat-cycle pattern.

This envelope shape/cycle control is contained in the tower 4 bits (B3--B0) of register R15. Each of these 4 bits controls a function in the envelope generator, as illustrated in the following.









I/O Port Data Store (Registers R16, R17)

Registers R16 and R17 function as intermediate data storage registers between the PSG/CPU data bus (DAD--DAT) and the two I/O ports (IOA7--IOA0 and IOB7--IOB0). Both ports are available in the AY-3-8910, only I/O Port A is available in the AY-3-8912 none are available on the AY-3-8913. Using registers R16 and R17 for the transfer of I-O data has no effect on sound generation.

D/A Converter Operation

Since the primary use of the PSG is to produce sound for the highly imperfect amplitude detection mechanism of the humaniear, the D/A conversion is performed in logarithmic steps with a normalized voltage range of from 0 to 1 Volt. The specific amplitude control of each of the three D/A Converters is accomplished by the three sets of 4-bit outputs of the Amplitude Control block, while the Mixer outputs provide the base signal frequency (Noise and/or Tone)





ELECTRICAL CHARACTERISTICS (AY-3-8910, AY-3-8912)

Maximum Ratings"	
Storage Temperature	-55°C to +150°C
Operating Temperature	
V _{CC} and all other Input/Output	
Voltages with Respect to V _{SS}	0.3V to +8.0V


Standard Conditions (unless otherwise noted):

V_{CC}= +5V ±5% V_{SS} = GND Operating Temperature = 0°C to +40°C

*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and func-tional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidence only and is not guaranteed.

Characteristics	Sym	Min	Typ**	Mex	Units	Conditions
DC CHARACTERISTICS						
All Inputs					i	}
Low Level	V _n	0	_	0.6	l v	
High Level	VIII	2.4	_	Voc	ľv	
Alt Outputs (except Anatog Channel Outputs)						
Low Level	VoL	0	l –	0.5	l v	t _{O1} = 1.8mA, 20pf
ligh Level	Von	2.4	l _	Vec	v	I _{OH} = 100µA, 20pt
Analog Channel Outputs	Vo	0	_	60	dB	Test Circuit: Fig. 8
ower Supply Current	Icc	-	45	85	mA	reas Orcon, Fig. 6
C CHARACTERISTICS	1					
Clock Input	\ \		l			
requency	1 _c	1	l _	2	MHz	ls .
lise Time	l t		l _	50	ns	!]
sll Time] tr	_	_	50	ns	II
Outy Cycle	-	25	50	85	%	} Fig. 7
Bus Signats (BDIR, BC2, BC1)			1		l	i i
Associative Delay Time	teo	_	i –	50	ns	<i>)</i>
leset	1	İ	•	l		
leset Pulse Width	tew	500	l –	l _	ns	h
leset to Bus Control Deley Time	lne	100	–	_	ns	} Fig. 8
9, A8, DA7DA0 (Address Mode)	1					
Address Setup Time	tas	400			ns	h
ddress Hold Time	tan	100	_	_	ns	} Fig. 9
A7DA0 (Write Mode)						ľ
Vrite Data Pulse Width	tow	500	_	10.000	ns	h
Vrite Data Setup Time	tos	50	_	_	ns	Fig. 10
frite Data Hold Time	ton	100	_	_	ns	[]
A7DA0 (Resd Mode)						ľ
esd Data Access Time	tos	_	250	500	ns	1
A7DA0 (Inactive Mode)	1					} Fla. 11
ristate Deley Time	trs	_	100	200	ns	1

^{**}Typical values are at +25°C and nominal voltages.



INSTRUMENT

AY-3-8910 M AY-3-8912 AY-3-8913

ELECTRICAL CHARACTERISTICS (AY-3-8913)

Maximum Ratinga*	
Storage Temperature	-55°C to +150°C
Operating Tempereture	0°C to +70°C
V _{CC} and all other Input/Output Voltages	
with Respect to V _{SS}	0.3V to +8.0V

Standard Conditions (unless otherwise noted):

V_{CC} = +5V ±5% V_{SS} = GND

Operating Temperature = 0°C to +70°C

* Exceeding these ratings could ceuse permenent demage to the device. This ie a stress reting only end func-tionel operation of this device et theee conditions is not implied—operating ranges are specified in Stenderd Conditions. Exposure to ebsolute meximum reting con-ditions for extended periods may affect device reliability. Deta lebeled "typice!" Is presented for design guidence only and is not guarenteed.

Cheracteristics	Sym	Mtn	Mex	Units	Conditiona
DC CHARACTERISTICS					
Input Voltege Leveta	1		1		
Low Level	V _{IL}	0	0.7	v	
High Level	· VIH	2.2	Vcc	V	Ì
Output Vottage Levels (except Analog Chennat Outputs)					
Low Level	l v _{oι}	0	0.4	v	1 TTL Load
High Level	V _{OH}	2.4	Vcc	V	+100pf
Analog Chennel Outputs	l v _o	0	2000	μA	Test Circuit: Fig. 6
Power Supply Current	l _{cc}	-	85	mA	_
AC CHARACTERISTICS	1		l		
Clock Input		1	I		
Frequency	f _e	1	2.5	MHz	
Rise Time	1,	l –	50	ns	1
Fall Time	t,	1 –	50	ns	.
Duty Cycle	-	40	80	%	Fig. 7
Bus Signets (BDtR, BC2, BC1)	1				
Associative Deley Time	tep	_	50	ns	1 <i>)</i>
Reset	1			i	<u> </u>
Reset Pulse Width	tew	5	_	μs	,
Reset to Bus Control Delay Time	ten	100	_	ns	} Fig. 8
A9, A8, DA7DA0 (Address Mode)	1				1 1
Address Setup Time	tas	300	l –	ns	1
Address Hold Time	tAH	50	l –	ns	Fig. 9
DA7DA0 (Write Mode)				1	1
Write Dete Pulse Width	tow	1800	_	na	1)
Write Data Setup Time	tos	50	_	ns	} Fig. 10
Write Data Hold Time	t _{DH}	100	-	ns	
DA7-DA0 (Reed Moda)			ļ	f	<u>'</u>
Read Dete Access Time	t _{DA}	_	350	na	1 3
DA7DA0 (tnective Mode)	1 5		i		Fig. 11
Tristete Deley Time	trs	ļ _	400	ns	11

